

SE SECULIA E SERVICIA ARRESTA ARRESTA

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Case Docket No. YKI-0050

Washington, D.C. 20231

The Assistant Commissioner of Patents

"Express Mail" mailing label number __EL564090237US

Date of deposit September 27, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Servece "Express Mail Post Office to Address service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 2023 1.

1

Jennifer Matson

(Typed or printer name of person mailing paper or fee)

Sir:

Transmitted herewith for filing is the patent application of:

INVENTOR(S): NAOAKI KOMIYA, ET AL.

FOR: ACTIVE MATRIX TYPE ELECTROLUMINESCENCE DISPLAY DEVICE

Enclosed are:

[X] 12 pages of specification. [X] 2 claims.

[X] 2 sheet(s) of drawing(s). [X] Declaration and Power of Attorney

[] Information Disclosure Statement. [] An associate power of attorney.

[X] An assignment of the invention to Sayno Electric Co., Ltd.

[] A certified copy of an____application.

[] A verified statement to establish small entity under 37 CFR 1.9 and 37 CFR 1.27.

The filing fee has been calculated as shown below:

			SMALL	ENTITY	LARGE I	ENTITY
FOR:	# FILED	# EXTRA	RATE	FEE	RATE	FEE
BASIC FEE	///////////////////////////////////////	///////////////////////////////////////	\$345	\$345	\$690	\$690.00
TOTAL CLAIMS (20)	2	0	X 9		x 18	
INDEP. CLAIMS (3)	2	0	x 39		x 78	
MULTIPLE DEPENDENT CLAIMS	0	0	+130		+260	
			TOTAL	\$	TOTAL	\$690.00

- Please charge my Deposit Account # 06-1130 the amount of \$. A duplicate copy of this sheet is enclosed.
- [X] A check in the amount of \$690.00 to cover the filing fee is enclosed.
- [X] A check in the amount of \$40.00 to cover recordation of the assignment is enclosed.
- [X] The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account 06-1130.
 - [X] Any additional filing fees required under 37 CFR 1.16.
 - [X] Any patent application processing fees under 37 CFR 1.17.

Please file this application and conduct all future correspondence with Applicants' attorney identified below.

Respectfully Submitted,

NAOAKI KOMIYA, ET AL.

David A. Fox

Applicants' Attorney

Registration No. 38,807

Customer No. 23413

Date: September 27, 2000

25

5

ACTIVE MATRIX TYPE ELECTROLUMINESCENCE DISPLAY DEVICE

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to an active matrix type EL display device with display pixels including an electroluminescence element (hereinafter referred to as an EL element) and a thin film transistor arranged in a matrix form, and particularly to an art for stably illuminating each display pixel by preventing voltage drops in capacitance lines connected to, and shared by, the display pixels.

2. Description of the Related Art

EL elements have various advantages, including, because they are self illuminating elements, an obviated need for a backlight as required in liquid crystal display devices and unlimited viewing angle. Because of these advantages, it is widely expected that EL elements will be use in the next generation of display devices.

Two basic methods are known for driving EL elements. One of these is called a simple, or passive, matrix type, with the other, which employs a thin film transistor as a switching element, is known as an active matrix type. The active matrix type does not suffer from cross talk between the column and row electrodes, which is a problem known in the simple matrix type. Moreover, because the EL elements are driven with a lower current density, a high luminescence efficiency can be expected.

Fig. 3 is a circuit diagram schematically showing an active

25

5

matrix type EL display device. In the figure, the display pixels GS1, GS2, GS3, ... GSj are arranged in one row. One display pixel GS1 includes an organic EL element 11, a first thin film transistor 12 (an N channel type transistor) acting as a switching element in which a display signal DATA1 is applied to the drain and which is switched on and off in response to a select signal SCAN, a capacitance 13 which is charged by the display signal DATA1 supplied when the first thin film transistor 12 is switched on and which maintains a maintenance voltage Vh when the first thin film transistor 12 is switched off, and a second thin film transistor 14 (a P channel type transistor), with its drain connected to a drive supply voltage Vdd and its source connected to the anode of the organic EL element 11, for driving the organic EL element when the maintenance voltage Vh is supplied from the capacitance 13 at the gate.

The other display pixels GS2, GS3, ... GSj have an equivalent structure. Although the display pixels are also arranged in the column direction, this arrangement is not shown in the figure in order to simplify the drawing. Reference numeral 15 represents a gate signal line which is connected to and shared by each of the display pixels GS1, GS2, GS3, ... GSj for supplying a select signal SCAN. Reference numeral 16 represents a gate drive circuit for supplying the select signal SCAN to the gate signal line. Reference numeral 17 represents a capacitance line which is connected to and shared by the capacitance 13 of each of the display pixels.

The select signal SCAN becomes H level during a selected one

25

5

horizontal scan period (1H), and the first thin film transistor 12 is then switched on based on the select signal. Next, a display signal DATA1 is supplied to one end of the capacitance 13 and the capacitance 13 is charged with a voltage Vh corresponding to the display signal DATA1. The voltage Vh is maintained in the capacitance 13 for a period of one vertical scan period (1V) even after the first thin film transistor 12 is switched off due to the select signal SCAN becoming L level. Because this voltage is supplied to the gate of the second thin film transistor 14, the second thin film transistor 14 becomes continuous in response to the voltage Vh and the organic EL element 11 is illuminated.

However, in larger size conventional EL display devices, differences in luminance throughout the display device have been observed.

The capacitance line 17 is formed from chrome evaporated on a glass substrate, in consideration of heat endurance and ease of processing. Because the capacitance line 17 is extended on the display region in order to be connected to and shared by each of the display pixels GS1, GS2, GS3, ... GSj, a resistance and a floating capacitance are inevitably generated. For example, in an active matrix type EL display device having a number of pixels of 220 x 848, the resistance value of one capacitance line 17 is approximately 320 Ω and the floating capacitance is approximately 20 pf. The resistance and floating value increase as the number of pixels increases.

The capacitance line 17 must be kept constant because it acts as a reference potential for charging the display signal DATA1.

25

5

However, when the resistance value of the capacitance line 17 is large, the potential of the capacitance line 17 becomes unstable when the active matrix type EL display device is driven, causing a problem that the EL element 11 is not illuminated at a luminance corresponding to the display signal DATA1. In other words, a select signal SCAN having an H level is supplied to the gate signal line 15 based on the select signal SCAN and the display signal DATA1 is supplied to one end of the capacitance 13. This causes the display signal DATA1 to be applied to the capacitance 13 and the capacitance 13 is charged. If the resistance of the capacitance line 17 is large, the potential would vary.

SUMMARY OF THE INVENTION

The present invention ensures precise illumination of each display pixel in response to the display signal by supplying a constant voltage from both ends of the capacitance line 17 connected to and shared by each of the display pixels to stabilize the potential of the capacitance line 17.

According to one aspect of the present invention, there is provided an active matrix type EL display device comprising a plurality of display pixels arranged in a matrix of rows and columns, each of the display pixels including an EL element and a capacitance for maintaining a voltage corresponding to a display signal, and a plurality of capacitance lines extending to each row and each of which is connected to and shared by the capacitance of the display pixels, wherein a constant voltage is supplied from both ends of the capacitance lines.

25

With this structure, because a constant voltage is supplied from both ends of the capacitance lines, voltage drops in the capacitance lines can be prevented, the potential of the capacitance lines can be stabilized, and, thus, the EL element of the display pixels can be precisely illuminated in response to the display signal.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a figure illustrating an active type electroluminescence display device according to one embodiment of the present invention.

Fig. 2 is a circuit diagram illustrating a gate drive circuit according to the embodiment of the present invention.

Fig. 3 is a diagram illustrating a conventional active type EL display device.

DESCRIPTION OF THE PREFERRED EMBODIMENT

An active matrix type EL display device according to a preferred embodiment of the present invention is described hereinafter referring to Figs. 1 and 3.

Fig. 1 is a circuit diagram schematically showing a structure of an active matrix type EL display device. Display pixels GS11, GS12, GS13, ... GSij, are arranged in rows and columns to form a matrix. Each of the display pixels includes an organic EL element 1, a first thin film transistor 2 in which a display signal DATAj is applied to the drain and which is switched on and off in response to a select signal supplied from a gate signal line GLi, a capacitance 3, and

25

a second thin film transistor 4 for driving the EL element 1 based on the display signal DATA;.

One end of the capacitance 3 is connected to the source of the first thin film transistor 2. The capacitance 3 is charged with a voltage corresponding to the display signal DATA; applied to the drain of the first thin film transistor and the voltage is maintained. The other end of the capacitance 3 is connected to, and shared by, a plurality of first capacitance lines HLA1, HLA2, HLA3, ... extending in each row. Both ends of the first capacitance lines HLA1, HL2, HLA3, ... are interconnected by second capacitance lines HLB1 and HLB2. Each of the second capacitance lines HLB1 and HLB2 which forms a net of capacitance lines is pulled out to one side of the display region. The second capacitance lines HLB1 and HLB2 are interconnected and a constant voltage Vsc is applied. The first and second capacitance lines are formed from chrome evaporated on a glass substrate. The capacitance lines have large resistance values, but, because a constant voltage Vsc is applied via the second capacitance lines HLB1 and HLB2 to the first capacitance lines HLA1, HLA2, HLA3, ... from both sides, a low overall wiring resistance can be achieved for the capacitance lines, and thus, voltage drop can be prevented. Therefore, each capacitance 3 can be uniformly and sufficiently charged with a voltage corresponding to the display signal DATAj. Moreover, even in an organic EL element with a short illuminating time, a voltage corresponding to the display signal DATA; can be maintained, and thus, the illuminating time of the organic EL element can be extended and stable luminance can be obtained.

25

5

Fig. 1 shows a full-color EL display device in which three types of display pixels are repeatedly arranged, each type of display pixel having an organic EL element illuminating respectively in red (R), green (G), and blue (B). In other words, a common drive voltage source RPVdd is supplied to the display pixels GS11, GS21, GS31, ... GSi1 having organic EL elements illuminating in red, a common drive voltage source GPVdd is supplied to the display pixels GS12, GS22, GS32, ... GSi2 having green illuminating organic EL elements, and a common drive voltage source BPVdd is supplied to the display pixels GS13, GS23, GS33, ... GSi3, for blue illuminating organic EL elements. A monochrome EL display device can be constructed by arranging display pixels of one type in rows and columns.

A display signal DATA1 is applied to the display pixels arranged in the first column such as GS11, GS21, and GS31; a display signal DATA2 is applied to the display pixels arranged in the second column such as GS12, GS22, and GS32; and so on, such that a display signal DATA3 is applied to the display pixels arranged in the jth column such as GS11, GS2j, and GS3j. A common gate signal line GL1 is connected to the display pixels arranged in the first row such as GS11, GS12, and GS13; a common gate signal line GL2 is connected to the display pixels arranged in the second row such as GS21, GS22, and GS23; and so on such that a common gate signal line GLi is connected to the display pixels arranged in the ith row such as GS11, GS12, and GS13.

Fig. 2 is a circuit diagram showing a structure of a gate drive circuit 5. Shift registers SR1 through SR220 are serially

25

5

connected for sequentially shifting a reference clock CVK supplied from outside by one horizontal scan period (1H). The select signal SCAN, which is the output of each of the shift registers, is transmitted to each of the gate signal lines GL1 through GL220 via buffer amplifiers 7.

In other words, each of the select signals SCAN having a pulse width of one horizontal scan period (1H) is shifted by each of the shift registers SR1 through SR220 and is output sequentially on each of the gate signal lines GL1 through GL220. To correspond to the number of pixels of 220 x 848 in the active matrix type EL display device in the present example, 220 shift registers are provided in the embodiment. However, the number of shift registers and buffer amplifiers can be modified to suit and correspond to the number of pixels.

The active matrix type EL display device is driven as follows. When a gate signal line GL1 is selected by a select signal SCAN, the display pixels in the first row such as GS11, GS21, and GS31 are selected. At this point, the gate signal line GL1 is increased to the H level.

During one horizontal scan period (1H), display signals DATA1, DATA2, DATA3, ... DATAj are sequentially supplied to each of the display pixels GS11, GS12, GS13, ... GS1j from each of the data lines. The display signals DATA1, DATA2, DATA3, ... DATAj are maintained by a sampling circuit (not shown) and the timing for outputting the signals is controlled via a transfer gate provided for each of the display signal terminals. Because the potential of the first capacitance lines HL1, HL2, HL3, ... is stabilized in the

present invention, the capacitance 3 can be charged to correspond to the display signals DATA1, DATA2, DATA3, ... DATAj, in each of the display pixels GS11, GS12, GS13, ... GS1j. Each of the EL elements 1 can be illuminated at its proper luminance. Similarly, gate signal line GL2 is selected by the next select signal SCAN. These steps are repeated for one vertical scan period (1V).

As described, according to the present invention, the resistance value of one capacitance line can be reduced by supplying a constant voltage from both ends of the capacitance lines. In this manner, the potential of the capacitance line can be stabilized and the EL element of each display pixel can be precisely illuminated in response to the display signals.

25

5

WHAT IS CLAIMED IS:

- An active matrix type electroluminescence display device comprising:
- a plurality of display pixels arranged in a matrix of rows and columns, each of said display pixels including an electroluminescence element to which one end of a capacitance for maintaining a voltage corresponding to a display signal is connected; and
- a plurality of capacitance lines extending in each row and connected to and shared by the other end of said capacitance of said display pixels: wherein.
- a constant voltage is supplied from both ends of said capacitance lines.
- 2. An active matrix type electroluminescence display device comprising:
- a plurality of display pixels, each including an electroluminescence element, arranged in a matrix of rows and columns, a first thin film transistor in which a display signal is applied to the drain and which is switched on and off in response to a select signal, a capacitance having one end connected to the source of the first thin film transistor and for maintaining a voltage corresponding to said display signal, and a second thin film transistor for driving said electroluminescence element based on said display signal;
 - a plurality of first capacitance lines, each extending for

a row and connected to and shared by the other end of a capacitance in said display pixels; and


a plurality of second capacitance lines connected to and shared by both ends of said plurality of first capacitance lines; wherein

a constant voltage is supplied to said second capacitance lines.

15

ABSTRACT OF THE DISCLOSURE

An active matrix type electroluminescence display device comprises a plurality of display pixels GS11, GS12, GS13, etc. arranged in a matrix of rows and columns, each display pixel including an EL element, a first thin film transistor in which a display signal is applied to the drain and which is switched on and off in response to a select signal, a capacitance with one end connected to the source of the first thin film transistor for maintaining a voltage corresponding to the display signal, and a second thin film transistor for driving the EL element based on the display signal. The other ends of the capacitance of row display pixels are connected to and shared by a plurality of first capacitance lines HLA1, HLA2, HLA3, HLAi. Both ends of the plurality of first capacitance lines HLA1, HLA2, HLA3 are connected to and shared by second capacitance lines HLB1 and HLB2. A constant voltage is supplied to the second capacitance line.






Fig. 2




Fig. 3

た通りです。

Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

next to my name.

Section 1.56.

As a below named inventor, I hereby decia: "hat:

My residence, post office address and citizenship are as stated

the above identified specification, including the claims, as

I acknowledge the duty to disclose information which is material to

patentability as defined in Title 37, Code of Federal Regulations,

amended by any amendment referred to above.

下一の氏名の発明者として、私は以下の通り宣言します。

私の住所、私言策、国籍は下記の私の氏名の後に記載され

内容を理解していることをここに表明します。

あることを認めます。

私は、運郵規則法典第37編第1条56項に定義されると

おり、特許資格の行無について重要な情報を開示する義務が

下記の名等の発明に関して請求範囲に記載され、等許出類 している発明内容について、私が援助シー権 の是明章 (下 記の完立が一つの場合) もしくは最初の実は人民明章である と (下記の名称が複数の場合) 信じています。	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
	ACTIVE MATRIX TYPE ELECTROLUMINESCENCE DISPLAY DEVICE
ト記注明の明知言 (下記の個でx別がついていない場合は、 本言に条付) は、	the specification of which is attached hereto unless the following box is checked:
□	was filed on as United States Application Number or PCT International Application Number and was amended on (if applicable).
私は、特許請求範囲を含む上記訂正後の明細音を検討し、	I hereby state that I have reviewed and understand the contents of

Japanese Language Declaration (日本語宣言書)

短に、実際送来第35種119条(a)・(d) 頃定は365条 (b) 頃に至き下記の、米河以外の河の少水とも一当年 定している存所盛力条約365(a) 頃に至すく国際出版、又 は外国での特殊出版もしくは提明が配の出版についての外面 展先種をここに半部するともに、優先選を早期してい エ出版の前に出版された特殊主たに提明が定の外間出版を以 下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)

外国での先行出版	_
Hei 11-277094	Japan
(Number)	(Country)
(香号)	(国名)
(Number)	(Country)
(香号)	(国名)
(Number)	(Country)
(番号)	(国名)
(Number)	(Country)
(番号)	(国名)

程.1、第35編米国法典119条 (e) 項に基いて r記の米 国特許出類規定に記載された権利をここに主張いたします。

(Filing Date)

(出類日)

(Application No.)	
(出類番号)	

私は、下記の米国法具第35 第120条に基いて下記の米国特別出席に記載された権利。又は米国を指定している特別 箇外条約365条(c)に至ずく権利をここに主張します。また、木田期の各議永遠囲の内容が米国法典第5 第11 又2条 51 項又は特許協介条約で規定された方法で先行する米国特 計用頭に開示されていない限り、その允行米国出頭市提出日 以降マホ出頭部の月末国内と大は存許協力条約国際提出日までの期間中に入手された。運動規則接負第37 超1条56項 で定義された特許資格の有機に関する重要な情報について関示義務があることを接換しています。

(Application No.)	(Filing Date)
(出類番号)	(出類日)
(Application No.)	(Filing Date)
(出期공사)	(出類日)

私は、私自身の知識に基すいて水を両言をでも起行なうまでが高来であり、かつ私の入手した情報と私の作じるところに に基すく芸児が全て真実であると信じていること、さらに放 窓になされた虚偽の芸明及びそれと同方の行為は実団造具な 8 8 毎年1001条に基づき、到金生たは物業、私とくはこ の両方により処罰されること、そしてそのような故意による 就像の声明を行なえば、出聞した、又は使計すされたがと のイ功性が失われることを思慮し、よってここに上記のご の有功性が失われることを思慮し、よってここに上記のご な置を受します。 I hereby claim foreign princity under Title 15, United States Code. Section 115 (a)-(d) or 355(b) of any foreign application(s) for patent or inventor's certificate, or 355(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filling date before that of the application on which priority is claimed.

	Priority Not Claime 優先産主要なし
29/September/1999 (Day/Month/Year Filed) (出類年月日)	- 0
(Day/Month/Year Filed) (出 <i>其</i> 华月日)	
(Day/Month/Year Filed) (出版年月日)	
(Day/Month/Year Filed) (出類年月日)	

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) Ilsted below.

(Application No.)	(Filing Date)
(出頭番号)	(出額日)

I hereby claim the benefit under Title 35, United States Code. Section 120 of any United States application(s), or 365(e) of any PCT International application designaling the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112. I acknowledge the duty to disclose information which is material to patentability as defined in Title 37. Code of Federal Regulations, Section 1.56 which became available between the filling date of the prior application and the national or PCT International filling date of application.

Patented, Pending, Abandoned) 特許許可済、保属中、放棄済)
Patented, Pending, Abandoned) 特許許可济、保護中、放薬済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Tille 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration (日本語宣言書)

委任状: 私は下記の会明者として、本出類に関する一切の POWER OF ATTORNEY: As a named inventor, I hereby appoint 平流さを米特許可根局に対して遂行する井理士当たは代理人 the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark として、下記の者を描名いたします。(弁護士、または代理 Office connected therewith (list name and registration number) 人の氏名及び登録番号を明記のこと) Michael A. Cantor, Registration No. 31,152; Philmore H. Colburn II, Registration No. 35,101; Keith J. Murphy, Registration No. 33,979; David A. Fox, Registration No. 38,307; Edward J. Ellis. Registration No. 40,389; Robert D. Crawford, Registration No. 38,119 Sand Correspondence to: 吉爾送付先 Michael A. Cantor, Esq. CANTOR COLBURN LLP 55 Griffin Road South Bloomfield, CT 06002

直接電話運絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

Edward J. Ellis, Esq. (860) 286-2929

	Full name of sole or first inventor
-2	Naoaki KOMIYA
日付	Navagu Komiya Sep. 13, 2000
	Residence Ogaki City, Gifu, Japan
	Citizership Japan
	Post Office Address 1847-1, Miwa-cho, Ogaki City,
	Gifu, Japan
	Full name of second joint inventor, I any Masahiro OKUYAMA
且付	Second inventor's signature Masahira Olawama Sep. 13, 2000
	Residence Inazawa City, Aichi, Japan
	Citizenstup Japan
	Post Cifice Address 25, Hoden, Kitazima-cho, Inazawa
	City, Aichi, Japan